European Chip Startups Gain Synopsys Design Tools
Access through the EuroCDP platform aims to speed chip development across Europe, with no published pricing or start date yet.
Updated on Nov. 4, 2026 in Semiconductors
Live Poll
Do you expect new chip-design tools for smaller companies to improve the technology you use?
Synopsys, Inc. announced on November 4, 2026, in Brussels an agreement with the European Chips Joint Undertaking to make its electronic design automation software available through the European Chips Design Platform (EuroCDP). The arrangement is an announced agreement, not yet a reported deployment outcome.
Why it matters
The agreement gives semiconductor startups and SMEs access to Synopsys design tools through a platform that also offers IP, training, funding and prototyping support. It is designed to give emerging chip companies a clearer pathway to resources for developing new technologies.
The stub contains no benchmark, performance, or cost figures for the Synopsys tools. It reports only that Axelera AI used Synopsys digital design, implementation and verification technologies, plus Ansys power-integrity technology, in developing its Metis and Europa AI Processing Units.
The players
Synopsys, Inc.
Electronic design automation software company whose tools cover digital design, implementation and verification, and which now includes Ansys power-integrity technology.
Axelera AI
Semiconductor startup that used Synopsys design and verification tools to develop its Metis and Europa AI Processing Units.
European Chips Joint Undertaking
European public-private body that operates the European Chips Design Platform (EuroCDP) program supporting chip development.
The details
EDA (electronic design automation) software is the toolset engineers use to design and verify chips before fabrication. Under the agreement, Synopsys EDA software becomes available to semiconductor startups and SMEs through EuroCDP, which bundles access to design tools with IP (reusable chip building blocks), training, funding and prototyping support. Axelera AI, one of the emerging companies Synopsys has worked with, used Synopsys digital design, implementation and verification technologies in developing its Metis and Europa AI Processing Units, which are chips built for AI workloads. Axelera also used power-integrity technology from Ansys, now part of Synopsys.
Timeline
November 4, 2026: Synopsys announced the EuroCDP agreement at The Technology Sovereignty Package in Practice event in Brussels.
The Tech Race
Synopsys has worked with emerging semiconductor companies including Axelera AI, Openchip and SiPearl, and Axelera's Metis and Europa chips were developed on Synopsys tools. The EuroCDP arrangement positions European startups to reach that same design-tool stack through a regional program rather than only through direct vendor relationships.
Semiconductor startups and SMEs in Europe can gain access to Synopsys design tools through EuroCDP, though the stub does not state pricing, eligibility or a start date. The change reaches working chip designers first, and its effect on end users depends on how many new chips these companies bring to market.
The takeaway
Watch whether EuroCDP publishes access terms and whether Antonio Varas's panel on 'Accelerating Chip Design in Europe' discloses how many startups have taken up the Synopsys tools. Those figures will show whether the arrangement widens design capacity beyond the companies already working with Synopsys.
Further reading
For broader context on how chip design tools reach new players, see the Semiconductors section.
Live Poll
Do you expect new chip-design tools for smaller companies to improve the technology you use?
